Hello Boys and Girls! [Melon - Prism :) ]
We have reached the next phase. Finally, 3 MIPS is "coming out" from the 68HC000 which is running at 28 MHz. The design uses 60 ns 0 wait state DRAM.
We have reached the next phase. Finally, 3 MIPS is "coming out" from the 68HC000 which is running at 28 MHz. The design uses 60 ns 0 wait state DRAM.
A phase correct, stable 28 MHz clock is still missing as it is not available on the expansion connector. Currently the 28 MHz clock signal is coming directly from the main quartz oscillator, from the motherboard (see the green wire). Once I obtain a proper PLL clock multiplier, this wire will be eliminated.
And as always, some screenshots (SysInfo speedtest and Bustest results):
I have also tried to reach the barriers of the 68HC000CFN16. It works rock stable at 50 MHz and it is cold like an ice. :) Don't forget, it is a CMOS design and draws almost zero current (the power consumption of CPU is ~1.3 W). For the 50 MHz design SDRAM will be required in order to get out everything from the CPU (at 50 MHz the CPU cycles are ~45 ns (see the screenshot below), which don't fit the 60 ns RAM access time:
This design uses the same PCB as the 14 MHz version (rev 2). The measurements are done with a Zeroplus logic cube.
This design uses the same PCB as the 14 MHz version (rev 2). The measurements are done with a Zeroplus logic cube.
On the screenshot above the burst refresh cycles are shown. The next phase will be a completely new board design with IDE, CF, Flashkick, 8 MB RAM, 68HC000 @28 MHz etc.
Stay tuned! :)
Stay tuned! :)
Why use _BR in DRAM refresh? It is a waste of time! Refresh can be applied if the CPU accesses the Amiga hardware, memory is standby, no active.
ReplyDeletePlease share with us your theory: how to design a refresh system without /BR at 28 MHz or higher frequencies, when the complete CPU cycle is only 140 ns? The full access cycle is ~100 ns for a 60 ns RAM IC. Where to insert the 100 ns refresh cycle?
ReplyDeleteIf AS access rising edge system clock 7MHz (It's time holes S2-S7 3x 140ns), Parallel time is memory W / OE High state after refresh CAS / RAS. Refres makes from clock 28MHz, one clock cycle is 35ns. It's easy ;-)
ReplyDeleteCan You please send me a PM? Use the contact form on this site.
ReplyDelete